Review: PVT Variation and Power Consumption in Frequency Synthesizer

نویسندگان

  • Lakhwinder Singh
  • Amandeep Kaur
چکیده

In this paper; we have reviewed different type of frequency calibration and tuning design, independent from PVT variation. Almost every frequency synthesizer faces these natural process, voltage, and temperature (PVT) variation in modern application design. Generating an accurate frequency reference is desirable, and as it often require, minimum time to achieve optimal tuning frequency and less power consumption. Hence a frequency oscillator immune to PVT variation is extremely advantageous. Unfortunately, in small scale regime of CMOS world, CMOS technology becomes susceptible toward PVT variation. KeywordsProcess, supply voltage, and temperature (PVT) compensation, voltage controlled oscillators (VCOs). __________________________________________________*****_________________________________________________

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design Technique of Phase-Locked Loop Frequency Synthesizer in CMOS Technology: A Review

This paper deals with different approaches to design Phase Locked Loop (PLL) frequency synthesizer. PLL system responds to both frequency and phase of the input signals, automatically raising or lowering the frequency of controlled oscillator until it is matched to the reference in both frequency and phase. The performance of PLL frequency synthesizer is improved by using different Voltage cont...

متن کامل

Dynamic Voltage and Frequency Scaling for Power- Constrained Design using Process Voltage and Temperature Sensor Circuits

In deeply scaled CMOS technologies, two major non-ideal factors are threatening the survival of the CMOS; i) PVT (process, voltage, and temperature) variations and ii) leakage power consumption. In this paper, we propose a novel postsilicon tuning methodology to scale optimum voltage and frequency “dynamically”. The proposed design technique will use our PVT sensor circuits to monitor the varia...

متن کامل

A 2.9mW ADPLL-BASED FREQUENCY SYNTHESIZER FOR HIGH SPEED CLOCK GENERATION

The cores of the ADPLL-based frequency synthesizer are digital controlled oscillator (DCO) and phase frequency detector (PFD). A modified digitally controlled delay element (DCDE) with characteristics of its monotonicity and insensitivity to PVT variations is presented for the DCO design. We also proposed a new PFD architecture that can finish phase and frequency comparison and adjustment in on...

متن کامل

A 1.56GHz wide-tuning all digital FBAR-based PLL in 0.13µm CMOS

This paper presents the design rationale and measured results of a low power, low jitter, PVT-stable FBAR-based RF synthesizer implemented in 0.13μm CMOS. A digitally controlled FBAR oscillator, tuned with a switched-capacitor array, provides 5800ppm of frequency tuning, sufficient to cover a wide range of manufacturing and temperature variations of an FBAR. An all-digital phase-locked loop (AD...

متن کامل

A 2.4-GHz ISM Band Delta-Sigma Fractional-N Frequency Synthesizer with Automatic Calibration Technique

In the paper, a programmable phase-locked loop (PLL) based ISM band fractional-N frequency synthesizer, commonly used in wireless communication system, is presented. The third order error-feedback Delta-Sigma modulator and high linearity offset phase frequency detector (PFD)/ Charge Pump (CP) are adopted to reduce close-in phase noise due to ∆Σ quantization noise folding. Automatic calibration ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014